

A Novel Control Strategy for Voltage Sag Mitigation in Distribution Line By Using DVR

¹v .Vishnuvardhan Yadav, ² L .Sai Suman Rao, ³s.Venumadhav, ⁴p.Lalitha Maduri

^{1,2,3&4}Assistant Professor

Dept. of EEE,Holy Mary Institute of Technology and Science Bogaram(v),Keesara(M),R.RDist, HYDERABAD.

Abstract: This proposed controller supplements the voltage-sag compensation control of the DVR for downstream fault current interruption in a radial distribution line . It does not require phase-locked loop and independently controls the magnitude and phase angle of the injected voltage for each phase. Fast least error squares digital filters are used to estimate the magnitude and phase of the measured voltages and effectively reduce the impacts of noise, harmonics, and disturbances on the estimated pharos parameters, and this enables effective fault current interrupting even under arcing fault conditions. The results of the simulation studies performed in the PSCAD/EMTDC software environment indicate that the proposed control scheme: 1) can limit the fault current to less than the nominal load current and restore the point of common coupling voltage within 10 ms; 2) can interrupt the fault current in less than two cycles;3) limits the dc-link voltage rise and, thus, has no restrictions on the duration of fault current interruption; 4) performs satisfactorily even under arcing fault conditions; and 5) can interrupt the fault current under low dc-link voltage conditions.

Keywords: Digital filters, dynamic voltage restorer (DVR), fault current interrupting, multiloop control.

I. INTRODUCTION

The dynamic voltage restorer (DVR) is a custom power device utilized to counteract voltage sags. It injects controlled three-phase ac voltages in series with the supply voltage, subsequent to a voltage sag, to enhance voltage quality by adjusting the voltage magnitude, wave shape, and phase angle. shows the main components of a DVR (i.e., a se-ries transformer, a voltage- source converter (VSC), a harmonic filter, a dc-side capacitor and an energy storage device. The line-side harmonic filter consists of the leakage inductance of the series transformer and the filter capacitor. The DVR is conventionally bypassed during a downstream fault to prevent potential adverse impacts on the fault and to protect the DVR components against the fault current [9]–[11]. also to limit or interrupt the downstream fault currents. A control approach to enable a DVR to serve as a fault current limiter is provided in . The main drawback of this approach is that the dc-link voltage of the DVR increases due to real power absorption during fault current-limiting operation and necessitates switch to bypass the DVR when the protective relays, depending on the fault conditions, do not rapidly clear the fault. The dc-link voltage increase can be mitigated at the cost of as low-decaying dc fault current component using the methods introduced in [7] and[12].To overcome the aforementioned limitations, this paper proposes an augmented control strategy for the DVR that provides:

1. voltage-sag compensation underbalanced and unbalanced conditions and
2. 2)a fault current interruption (FCI) function. The former function has been presented in [13] and the latter is described in this paper.




Fig. 1. Schematic diagram of a DVR with a line-side harmonic filter.




Fig. 4. (a) Voltages at . (b) Fault currents, during downstream three-phase fault when the DVR is inactive (bypassed).

**Proposed Fci Control Strategy A.
Three-Phase Downstream Fault**

The system is subjected to a three-phase short circuit with negligible fault resistance at $t=20\text{ms}$. Prior to the fault inception, the DVR is inactive (in standby mode) (i.e., the primary windings of the series transformers are shorted by a switch). During the fault if the DVR is bypassed, the voltage at Bus3 drops to 0.77 p.u. and the fault current increases to 17 times the rated load current (Fig. 5). Fig. 6 shows FCI performance of the proposed DVR control system during the fault. Fig. 6(a)–(c), respectively, shows the three-phase injected voltages, the restored three-phase supply-side voltages, and the three-phase load-side voltages which are reduced to zero to interrupt the fault currents. The slightly injected voltage by the switch before the fault initiation [Fig. 6(a)] is the voltage across the series impedance of the DVR series transformer secondary winding. Fig. 6(d) shows the line currents (i.e., the currents passing through the DVR). Fig. 6(d) illustrates that the proposed FC method limits the maximum fault current to about 2.5 times the nominal value of the load current and interrupts the fault currents in less than 2 cycles. Fig. 6(e) depicts variations of the dc-link voltage during the FCI operation, and indicates that the dc-link voltage rise under the worst case (i.e., a severe three-phase fault) is about 15% and occurs during the first 5 ms after fault inception.




Fig. 5. (a) Injected voltages. (b) Source voltages. (c) Load voltages. (d) Line currents. (e) DC-link voltage, during the three phase downstream fault.




Fig. 6.(a) Voltages at , (b) Fault currents, during downstream phase-to-phase fault when the DVR is inactive (bypassed).

B. Phase-to-Phase Downstream Faults

The system of Fig. 4 is subjected to a phase-A to phase C fault with the resistance of 0.05 at 10% of the cable length connecting to , at 20ms. When the DVR is inactive (bypassed) during the fault(Fig. 7), the PCC voltage drops to 0.88 p.u., and the fault current increases to about 11times the rated load current. Fig. 8 illustrates that when the DVR is in service, the pro-posed FCI control successfully interrupts the fault current and




Fig. 7. (a) Injected voltages. (b) Source voltages. (c) Load voltages. (d) Line currents. (e) DC-link voltage, during the phase-to-phase downstream fault.

Restores the PCC voltage of the faulty phases within two cycles. Fig. 8(e) shows that the dc-link voltage rise is less than 7%.Fig. 8 also shows that only the two faulty phases of the DVR react, and the healthy phase is not interrupted.

C. Single-Phase-to-Ground Downstream Fault

Phase-A of the system of Fig. 4 is subjected to a fault with resistance of 0.2at 10% length of the cable connecting to ,at 20ms. If the DVR is inactive (Fig. 9), the PCC voltage does not considerably drop and the fault current is about 2.5 p.u. It must be noted that although the PCC voltage drop is not considerable, the fault current must be interrupted the DVR to prevent possible damages to the VSC before this interrupted by the relays. The reason is that the operation time of the over current relays is considerable for a fault current of about 2.5 p.u.




Fig. 8. (a) Voltages at PCC. (b) Fault currents, during the downstream single phase-to-ground fault when the DVR is inactive (bypassed).




Fig. 9. (a) Injected voltages. (b) Source voltages. (c) Load voltages. (d) Line currents. (e) DC-link voltage, during the single-phase-to-ground down stream fault.

It must be noted that to prevent operation of three phase induction motors under unbalanced voltage conditions, they must be equipped with protective devices which detect such conditions and disconnect the load when any of the phases is de-energized by the single-phase operation of the FCI function. Furthermore, disabling the single-phase fault current interruption capability can be provided as an operational option and the operator can decide either to use or disable this function depending on the type of load.




Fig. 10. (a) Voltages at PCC. (b) Fault currents, during the downstream single phase-to-ground arcing fault when the DVR is inactive (bypassed).

D. Effect of the Fault v-i Characteristic

Due to the nonlinear v-i characteristic of a free-burning arc, the voltage and current waveforms are highly distorted during an arcing fault. To investigate the effects of such distortions on the performance of the proposed FCI control scheme, a single-phase-to-ground downstream arcing fault at considered. The arc is modeled based on the modified Cassie–Mayr equations [28]. The effect of variation of the arc length on the arc voltage [29] is also taken into account.




Fig. 11. (a) Injected voltages. (b) Source voltages. (c) Load voltages. (d) Line currents. (e) DC-link voltage, during the single-phase-to-ground down stream arcing fault.

E. Simultaneous FCI Operation and Sag Compensation

The proposed DVR control system performs two different functions (i.e., sag compensation and FCI). Thus, the mutual effects of these modes on each other must be evaluated. At 15 ms, the system of Fig. 4 is subjected to a phase-A to phase-B fault with the resistance of 1 at 90% of the line length from. The fault causes 87% voltage sag at the PCC. At 55 ms, another fault with the resistance of 0.2 on phase-A at 10% length of the cable connecting to occurs. The upstream fault is cleared by relays at t=93ms.




Fig. 12. (a) Source voltages. (b) Load voltages. (c) Line currents. (d) DC-link voltage, during phase-A to ground downstream fault which takes place during sag compensation in phases A and B.

Fig. 15(d) depicts variations of the dc-link voltage and indicates that the dc-link voltage drops during sag compensation, but the FCI operation maintains the dc-link voltage when it is lower than a certain value (the dc-link voltage, which is needed to reduce the load voltage to zero). This continues until the capacitor voltage approaches the aforementioned threshold. The reason is that when the capacitor voltage is lower than a certain value, the magnitude of the voltage injected by the DVR, which must be 180° out of phase with respect to the source voltage, is less than the source voltage magnitude. Thus, small current flows through the DVR until the capacitor is charged. This current results in active power absorption by the DVR.




Fig. 13. (a) Line current of phase-A and (b) dc-link voltage, for different initial values of the dc-link voltage, during downstream phase-A-to-ground fault.

II. CONCLUSION

This paper introduces an auxiliary control mechanism to enable the DVR to interrupt downstream fault currents in a radial distribution feeder. This control function is an addition to the voltage-sag compensation control of the DVR. The performance Of the proposed controller, under different fault scenarios, including arcing fault conditions, is investigated based on time-domain simulation studies in the PSCAD/EMTDC environment.

The study results conclude that:

- The proposed multi loop control system provides a desirable transient response and steady-state performance and effectively damps the potential resonant oscillations caused by the DVR LC harmonic filter;
- The proposed control system detects and effectively interrupts the various downstream fault currents within two cycles (of 50 Hz);
- The proposed fault current interruption strategy limits the DVR dc-link voltage rise, caused by active power absorption, to less than 15% and enables the DVR to restore
- The PCC voltage without interruption; in addition, it interrupts the downstream fault currents even under low dc-link voltage conditions.
- The proposed control system also performs satisfactorily under downstream arcing fault conditions.

REFERENCES

- [1]. N. G. Hingorani, "Introducing custom power," *IEEE Spectr.*, vol. 32, no. 6, pp. 41–48, Jun. 1995.
- [2]. J. G. Nielsen, F. Blaabjerg, and N. Mohan, "Control strategies for dynamic voltage restorer compensating voltage sags with phase jump," in *Proc. IEEE APEC*, 2001, pp. 1267–1273.
- [3]. G. J. Li, X. P. Zhang, S. S. Choi, T. T. Lie, and Y. Z. Sun, "Control strategy for dynamic voltage restorers to achieve minimum power injection without introducing sudden phase shift," *Inst. Eng. Technol. Gen. Transm. Distrib.*, vol. 1, no. 5, pp. 847–853, 2007.
- [4]. S.S.Choi, B.H.Li, and D.M.Vilathgamuwa, "Design and analysis of the inverter-side filter used in the dynamic voltage restorer," *IEEE Trans. Power Del.*, vol. 17, no. 3, pp. 857–864, Jul. 2002.
- [5]. B. H. Li, S. S. Choi, and D. M. Vilathgamuwa, "Design considerations on the line-side filter used in the dynamic voltage restorer," *Proc. Inst. Elect. Eng., Gen. Transm. Distrib.*, vol. 148, no. 1, pp. 1–7, Jan. 2001.
- [6]. S. S. Choi, B. H. Li, and D. M. Vilathgamuwa, "Dynamic voltage restoration with minimum energy injection," *IEEE Trans. Power. Syst.*, vol. 15, no. 1, pp. 51–57, Feb. 2000.

- [7]. Y.W.Li,D.M.Vilathgamuwa,P.C.Loh,andF.Blaabjerg,“A dualfunctionalmedium voltage level DVR to limit downstream fault currents,” *IEEE Trans. Power. Electron.*, vol. 22, no. 4, pp. 1330–1340,Jul. 2007.
- [8]. Y. W. Li, D. M. Vilathgamuwa, F. Blaabjerg, and P. C. Loh, “A Robustcontrol scheme for medium-voltage-level DVR implementation,” *IEEE Trans. Ind. Electron.*, vol. 54, no. 4, pp. 2249–2261, Aug. 2007.
- [9]. S.S.Choi, T.X.Wang,andD.M.Vilathgamuwa, “Aseries compensator with fault current limiting function,”*IEEE Trans. Power Del.*,vol. 20, no. 3, pp. 2248–2256, Jul. 2005.
- [10]. B. Delfino, F. Fornari, and R. Procopio, “An effectiveSSC control scheme for voltage sag compensation,” *IEEE Trans. Power Del.*, vol.20, no. 3, pp. 2100–2107, Jul. 2005.

Mr. V Vishnuvardhan Yadav was born in Kotanka village, GarladinneMandal, Ananthapur District, in Andhra Pradesh. He received the B.Tech.From Dr K V Subba Reddy institute of technology, Kurnool in 2011 and M.Tech. from Chaitanya Bharathi Institute of Technology, Proddatur, under JNTU Anantapur, Andhra Pradesh in 2014.In the specialization on Electrical Power System. He is working as assistant professor in Holy Mary institute of technology and science, Hyderabad.



Mr. L Sai suman rao was born in Kurnool, in Andhra Pradesh. He received the B.Tech.From Dr K V Subba Reddy institute of technology, Kurnool in 2011 and M.Tech. from RGM college of engineering and technology, Nandyal, under JNTU Anantapur, Andhra Pradesh in 2013.In the specialization on Power Electronics.He is working as assistant professor in Holy Mary institute of technology and science, Hyderabad.



S.Venumadhav received the Diploma in Electrical and Electronics Engineering from Govt. Polytechnic College, Warangal, Andhra Pradesh in the year 1994, B.E. degree in Electrical and Electronics Engineering from GITAM college of Engineering, Visakhapatnam, Andhra Pradesh in the year 1999 and M.Tech. from JNTU-Hyderabad, Andhra Pradesh in the year 2014. He has vast teaching experience of around 12 years in various engineering colleges in Andhra Pradesh. He is currently working as Assistant Professor in Holy Mary Institute of Technology and Science,Bogaram (V), R.R. Dist, Hyderabad, Telangana, India in the Dept. of Electrical and Electronics Engineering. His interested areas are Power Electronics & Drives, HVDC,FACTS.

